


# GM6C MLK Optimus, Discrete & UMA

VER : 1A  
PWA:  
PWB:



Note:  
HM65 does not support USB 6 & 7  
HM65 does not support SATA 2 & 3




## Table of Contents


PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-7	Sandy Bridge
8-14	PCH
15-16	DDRIII SO-DIMM(204P)
17-21	N12P-GE/N12P-GT
22-23	VRAM
24	LCD CONN
25	HDMI CONN
26	MINI DP CONN
27	Card Reader (JMB389)
28	SIO (ITE8502)
29	MINI-Card (WLAN/WPAN)
30	MINI-Card (WWAN)
31	LAN(RTL8111EL/RJ-45)
32	Right USB/ESATA
33	SATA (HDD & ODD)
34	TP / KEYBOARD
35	SWITCH / LED / T-Screen
36	FLASH / RTC/ RESET CIRCUIT
37	FAN / THERMAL
38	AUDIO CODEC
39	AUDIO AMP
40	Left USB/MMB CONN
41	BLANK
42	Charger (ISL88731)
43	CPU CORE(NCP6131S)
44	3V/5V (TPS51427A)
45	1.8V_RUN(RT8015DGQW)
46	1.5_DDR/0.75(RT8207A)
47	1.05V_VTT(VT358)
48	VCCSA(TPS51461)
49	VGA_N12x-dGFX(NCP3218MNR)
50	Run Power Switch
51	DCin & Batt
52	PAD & SCREW
53	SMBUS BLOCK
54	THERMAL MAP
55	Power Block Diagram
56	Power sequence Block
57	power sequence(DIS)
58	power sequence(UMA)
59	power sequence(OPTIMUS)

## Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5
+5V_ALW2	+5V	37,46,52,53	LARGE POWER	MAIN POWER	S0~S5
+5V_ALW	+5V	13,33,44,46,47,48,49,50,51,52	LARGE POWER	ALW_ON	S0~S5
+3.3V_ALW	+3.3V	29,30,35,36,37,42,44,45,46,47,51,52,53	8051 POWER	3.3V_ALW_ON	S0~S5
+5V_SUS	+5V	11,33,34,37,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	07,08,09,10,11,13,14,19,24,28,29,37,41,42,44,48,49,50,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.5V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.75V	13,14,47,52	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,51,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,60	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,44,52	SDVO POWER	RUN_ON	
+1.8V_RUN_GFX	+1.8V	17,18,21,22,44,52	VGA POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,18,19,20,28,31,32,52	VGA POWER	RUN_ON	
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,50	VGA POWER	RUN_ON	
+1.05V_PCH	+1.05V	08,09,11,15,48	PCH POWER	RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	24	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	35	MOD Power	MODC_EN	
+5V_HDD	+5V	35	HDD Power	HDDC_EN	
+1.1V_VTT	+1.1V	03,05,10,11,49,60	CPU POWER	RUN_ON	
+1.1V_GFX_PCIE	+1.1V	18,50	VGA POWER	GFX_ON	

GND PLANE	PAGE	DESCRIPTION
 GND	ALL	



[illegible][illegible]

WWW.AliSaler.Com

### Sandy Bridge Processor (DMI, PEG, FDI)

**DP & PEG Compensation**

+1.05V\_VTT

R338 24.9/F PEG\_COMP

+1.05V\_VTT

R337 24.9/F eDP\_COMP

**Legend:**

- 1. FDI\_FSYNC[0], FDI\_FSYNC[1], FDI\_LSYNC[0], FDI\_LSYNC[1] can be tied to GND (through 1K  $\pm 5\%$  resistors); In addition, can be ganged together with one resistor [1K  $\pm 5\%$  resistors].
- 2. If left as no connect, there is no functional impact, but power (~15mW) may be wasted.


**Table 1: CPU-989P-PGA**

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
1	FDI_FSYNC0	18	eDP_COMP	35	FDI_LSYNC0	52	FDI_TX#0
2	FDI_FSYNC1	19	FDI_INT	36	FDI_LSYNC1	53	FDI_TX#1
3	FDI_LSYNC0	20	FDI_LSYNC0	37	FDI_TX#2	54	FDI_TX#2
4	FDI_LSYNC1	21	FDI_LSYNC1	38	FDI_TX#3	55	FDI_TX#3
5	FDI_TX#0	22	FDI_TX#0	39	FDI_TX#4	56	FDI_TX#4
6	FDI_TX#1	23	FDI_TX#1	40	FDI_TX#5	57	FDI_TX#5
7	FDI_TX#2	24	FDI_TX#2	41	FDI_TX#6	58	FDI_TX#6
8	FDI_TX#3	25	FDI_TX#3	42	FDI_TX#7	59	FDI_TX#7
9	FDI_TX#4	26	FDI_TX#4	43	FDI_TX#8	60	FDI_TX#8
10	FDI_TX#5	27	FDI_TX#5	44	FDI_TX#9	61	FDI_TX#9
11	FDI_TX#6	28	FDI_TX#6	45	FDI_TX#10	62	FDI_TX#10
12	FDI_TX#7	29	FDI_TX#7	46	FDI_TX#11	63	FDI_TX#11
13	FDI_TX#8	30	FDI_TX#8	47	FDI_TX#12	64	FDI_TX#12
14	FDI_TX#9	31	FDI_TX#9	48	FDI_TX#13	65	FDI_TX#13
15	FDI_TX#10	32	FDI_TX#10	49	FDI_TX#14	66	FDI_TX#14
16	FDI_TX#11	33	FDI_TX#11	50	FDI_TX#15	67	FDI_TX#15
17	FDI_TX#12	34	FDI_TX#12	51	FDI_TX#16	68	FDI_TX#16
18	FDI_TX#13	35	FDI_TX#13	52	FDI_TX#17	69	FDI_TX#17
19	FDI_TX#14	36	FDI_TX#14	53	FDI_TX#18	70	FDI_TX#18
20	FDI_TX#15	37	FDI_TX#15	54	FDI_TX#19	71	FDI_TX#19
21	FDI_TX#16	38	FDI_TX#16	55	FDI_TX#20	72	FDI_TX#20
22	FDI_TX#17	39	FDI_TX#17	56	FDI_TX#21	73	FDI_TX#21
23	FDI_TX#18	40	FDI_TX#18	57	FDI_TX#22	74	FDI_TX#22
24	FDI_TX#19	41	FDI_TX#19	58	FDI_TX#23	75	FDI_TX#23
25	FDI_TX#20	42	FDI_TX#20	59	FDI_TX#24	76	FDI_TX#24
26	FDI_TX#21	43	FDI_TX#21	60	FDI_TX#25	77	FDI_TX#25
27	FDI_TX#22	44	FDI_TX#22	61	FDI_TX#26	78	FDI_TX#26
28	FDI_TX#23	45	FDI_TX#23	62	FDI_TX#27	79	FDI_TX#27
29	FDI_TX#24	46	FDI_TX#24	63	FDI_TX#28	80	FDI_TX#28
30	FDI_TX#25	47	FDI_TX#25	64	FDI_TX#29	81	FDI_TX#29
31	FDI_TX#26	48	FDI_TX#26	65	FDI_TX#30	82	FDI_TX#30
32	FDI_TX#27	49	FDI_TX#27	66	FDI_TX#31	83	FDI_TX#31
33	FDI_TX#28	50	FDI_TX#28	67	FDI_TX#32	84	FDI_TX#32
34	FDI_TX#29	51	FDI_TX#29	68	FDI_TX#33	85	FDI_TX#33
35	FDI_TX#30	52	FDI_TX#30	69	FDI_TX#34	86	FDI_TX#34
36	FDI_TX#31	53	FDI_TX#31	70	FDI_TX#35	87	FDI_TX#35
37	FDI_TX#32	54	FDI_TX#32	71	FDI_TX#36	88	FDI_TX#36
38	FDI_TX#33	55	FDI_TX#33	72	FDI_TX#37	89	FDI_TX#37
39	FDI_TX#34	56	FDI_TX#34	73	FDI_TX#38	90	FDI_TX#38
40	FDI_TX#35	57	FDI_TX#35	74	FDI_TX#39	91	FDI_TX#39
41	FDI_TX#36	58	FDI_TX#36	75	FDI_TX#40	92	FDI_TX#40
42	FDI_TX#37	59	FDI_TX#37	76	FDI_TX#41	93	FDI_TX#41
43	FDI_TX#38	60	FDI_TX#38				




# Sandy Bridge Processor (CLK,MISC,JTAG)


WW31.MOW Page 5 (SNB\_IVB# N.A at SNB EDS #27637 0.7v1)




IN	OUT
L	L
H	High-Z




Pin1	Pin2	Pin4
L	L	L
L	H	L
H	L	L
H	H	High-Z



**+1.5V\_SUS keep DDR3\_DRAMRST# high to avoid CPU\_DRAMRST# low when into S3 (Because can't reset DRAM when into S3)**




**3/16 Change topology; Add AND gate based on DG rev0.9**









## Sandy Bridge Processor (DDR3)





# Sandy Bridge Processor (POWER)



# Sandy Bridge Processor (GRAPHIC POWER)





## Sandy Bridge Processor (GND)


## Sandy Bridge Processor (RESERVED, CFG)



## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Number Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	PCI-E Static x4 Lane Reversal	PEG wait for BIOS training
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP



## CFG[6:5] (PCI-E Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled  
 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled  
 01: Reserved - (Device 1 function 1 disabled; function 2 enabled)  
 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled




Quanta Computer Inc.

PROJECT : GM6C MLK DIS


Size	Document Number	Rev
	Sandy Bridge 5/5	1A
Date:	Friday, January 07, 2011	Sheet 7 of 59






On Die DSW VR Enable
High = Enable (Default)
Low = Disable


Cougar Point (DMI, FDI, PM)




### PCH Pull-high/low(CLG)



### S3 Power reduce



## System PWR\_OK(CLG)

**Quanta Computer Inc.**


PROJECT : GM6C MLK DIS

**Cougar Point 1/7**

Size	Document Number	Rev
	<b>Cougar Point 1/7</b>	1A
Date:	Friday, January 07, 2011	Sheet 8 of 59



# Cougar Point (HDA, JTAG, SATA)





PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_RUN  R408  *1KJ_NC  SPKR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R454  *1KJ_NC  PCI_GNT3# (11)									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	<p>Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]</p> R688  *1KJ_NC  BBS_BIT1 (11) R665  *1KJ_NC  BBS_BIT0
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	<p>(38) ICH_AZ_CODEC_SYNC  33J  R470  Q44  *2N7002W-7-F_NC  R461  1KJ  ACZ_SYNC</p> <p>+3.3V_SUS +5V_RUN</p>									
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS  R892  *1KJ_NC  ACZ_SDOOUT									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	+3.3V_SUS  R418  *1KJ_NC  R424  10KJ  PLL_ODVR_EN (12)									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL  R704  330KJ  PCH_INVRMEN									
DF_TVVS	DMI and FDI Tx/Rx Termination Voltage	PWROK	weak pull-down 20kohm 0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	+1.8V_RUN  R382  2.2KJ  DF_TVVS (12)									




## Cougar Point-M (PCI-E, SMBUS, CLK)

Note: Place TX DC blocking caps close to PCH.




WLAN, WWAN, DIMM0, DIMM1, 3-axis fall sensor



EC


```
| PCIE Clock Request
```



PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +V3.3A.PCIECLKRQ{1,2} should have a 10K pull-up to +3.3S

**Change as big package (UM9)**

### 25MHz Clock for DCI Function



**Quanta Computer Inc.**

PROJECT : GM6C MLK DIS

### Cougar Point 3/7

Size	Document Number <b>Cougar Point 3/7</b>	Rev 1A
Date:	Friday, January 07, 2011	Sheet 10 of 59





change to R01 schematic

**Quanta Computer Inc.**



PROJECT : GM6C MLK DIS

**Cougar Point 4/7**

Size	Document Number	Rev
	<b>Cougar Point 4/7</b>	1/
Date:	Friday, January 07, 2011	Sheet 11 of 59



## Cougar Point (GPIO,VSS\_NCTF,RSVD)




LOW - Tx, Rx terminated to same voltage



Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

internal PD resistor 20K-ohm  
To avoid voltage be divided,  
please change GPIO36 PU resistor from  
10K-ohm to 200K-ohm. (07/12)




**Quanta Computer Inc.**

**PROJECT : GM6C MLK DIS**



Size	Document Number	Rev
1A	Cougar Point 5/7	1A
Date:	Friday, January 07, 2011	Sheet 12 of 59












# IBEX PEAK-M (GND)












**Quanta Computer Inc.**

PROJECT : GM6C MLK DIS

nt Number  
**DDRIII SO-DIMM-0**


Size	Document Number <b>DDR3 SO-DIMM-0</b>	Rev 1A
Date:	Friday, January 07, 2011	Sheet 15 of 59











## power up sequence



## NVVDD Maximum Settling Time




## PEX\_RST timing




CAP CLOSE TO BGA

PEX\_IOVDDQ  
DG-05093-001\_V02:Page 71  
Remove 0.1uF-C10117, C10162, C10048, C10041, C10032  
Scott-0710

VDD33  
DG-05093-001\_V02:Page 168  
120mA/non-SLI, 285mA/SLI  
Scott-0710




PEX\_SVDD\_3V3  
DG-05093-001\_V02:Page 71  
120mA each  
Scott-0710




N12x\_GSD

## [PEG Interface]



## GPU all PWROK



PEX\_TSTCLK\_OUT/PEX\_TSTCLK\_OUT\_N  
DG-05093-001\_V02:Page 70  
default can be unstuffed  
Scott-0711

PEX\_CLKREQ\_N  
DG-05093-001\_V02:Page 70  
Pull down 2.49K/F  
Scott-0711


PEX\_TERM  
DG-05093-001\_V02:Page 70  
Pull down 2.49K/F  
Scott-0711

TESTMODE  
DG-05093-001\_V02:Page 207  
Pull down 10K  
Scott-0711

PEX\_PLIVDD  
DG-05093-001\_V02:Page 71,72  
120mA each  
Scott-0710


PEX\_PLIVDD  
DG-05093-001\_V02:Page 71,72  
120mA each  
Scott-0710

PEX\_CLKREQ# circute is different with GM6.  
Confirm with GM6



Quanta Computer Inc.  
PROJECT : GM6C MLK DIS  
Size Document Number Rev 1A  
DGPU 1/5 (PEG)  
Date: Friday, January 07, 2011 Sheet 17 of 59





















## PLACE UNDER BALLS



## PLACE NEAR BALLS



Quanta Computer Inc.

PROJECT : GM6C MLK DIS


Size	Document Number	Rev 1A
DGPU 5/5 (Power/Ground)		

Date: Friday, January 07, 2011	Sheet 21 of 59
--------------------------------	----------------



(18) VMA\_DQ[63..0]  
(18) VMA\_DM[7..0]  
(18) VMA\_WDQS[7..0]  
(18) VMA\_RDQS[7..0]

## CHANNEL A: 256MB/512MB DDR3




PROJECT : TWH  
Quanta Computer Inc.


NB5

Size Custom	Document Number DGPU Memory 1/2 (DDR3)	Rev 1A
Date: Friday, January 07, 2011	Sheet 22 of 59	




















UMA change to 680ohm








## MINI DISPLAY PORT CONNECTOR



For Mini DP to HDMI and DVI dongle,  
SINK(Pin13)=Low, the others is high.




Quanta Computer Inc.

PROJECT : GM6C MLK DIS


MINI DP CONN













BX1 leakage issue workaround circuit  
R96,C104 no stuff,R100 stuff  
BX2 will close it.  
R96,C104 stuff,R100 no stuff



Layout Note: Place these caps close to ITE8502



Layout Note: Place PC169 close to ITE8502




Config_0	Config_1	GM6/GM6C	USB_BACK_EN#	BID1	GM6/GM6C
0	0	UMA	0	0	SSI (X00)
0	1	Optimum-GS	0	1	PT (X01)
1	0	Studio Discrete	1	0	ST (X02)
1	1	Optimum-GS	1	1	QT (A00)
			0	0	QT (A01)

**Quanta Computer Inc.**  
**PROJECT : GM6C MLK DIS**


Size	Document Number	Rev
	<b>SIO (ITE8518)</b>	1A
Date:	Friday, January 07, 2011	Sheet 28 of 59



## MiniCard WLAN connector





## Support Dell BT375 (Little Stone) module (XPS) W TO B










## MiniCard WWAN connector












9 VIA ON CHIP SET, FOOTPRINT UPDATE



## RJ-45 Connector







Note: Boost:5dB, Standard SATA:0dB




EN	D0	D1	CH : 0	CH :
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard
1	1	0	Boost	Standard
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost

Note: Boost:5dB, Standard SATA:0dB


EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost




**SATA Connector.**




### 3-axis Fall Sensor (HDD data protector)



## ODD Connector




## Backwards Compatibility



Drive powered on, MD# is High  
Drive powered off, MD# is Low

Because the drive does not support ZPODD, the driver never powers off the power FET and never connects the MD/DA pin to the drive


```
Design current: 1050mA
Max current: 1500mA
```






### Touch Pad

ON:White light on  
OFF:Amber light on




### KEYBOARD CONNECTOR



Layout Note: 100P CAPS CLOSE TO JKB3

### Key board illumination

+KB\_LED power trace width >10 mil




**Quanta Computer Inc.**

**PROJECT : GM6C MLK DIS**


Size	Document Number	Rev
	TP/KB	1A
Date:	Friday, January 07, 2011	Sheet 34 of 59




# Touch Screen Module




## Battery status.





## HDD activity LED.



## Power button for Engineer




## 3V\_ALW ON POWER LOGIC







For EC 4Mbit (512K Byte)




For PCH 32Mbit (4M Byte)



RTC BATTERY




iTPM ENABLE/DISABLE




TPM Function	R428
Enable	Mount
Disable	NC (Default)

RESET CIRCUIT

TBC 0628





delet VTT\_POWERGOOD(07/12)



Quanta Computer Inc.

PROJECT : GM6C MLK DIS







Need to check with BIOS


ADDR\_SEL  
HIGH: 0101 110xb  
OPN: 0111 101xb  
GND: 0101 111xb

SHDN\_SEL  
HIGH: External Diode 2 Mode  
OPN: AMD CPU/Diode Mode  
GND: Intel Transistor Mode

for UMA is NA




OTP 85 degree C




reserve HWPG only HW control (07/12)













## SUBWOOFER AMP



EAPD#	NB_MUTE#	TEST_WOOFER_EN	SPK_MUTE#	WOOFER_MUTE#
0	0	0	L	L
0	0	1	L	L
0	1	0	L	L
0	1	1	L	L
1	0	0	L	L
1	0	1	L(Disable SPK)	L(Test Woofer)
1	1	0	H(Test SPK)	L(Disable Woofer)
1	1	1	H	H










## HDMI Switch

DIS and SW stuff  
UMA no stuff



DIS and SW stuff  
UMA no stuff



DIS and SW stuff  
UMA no stuff




Quanta Computer Inc.

PROJECT : GM6C MLK DIS


Size	Document Number	Rev
	BLANK	1A
Date:	Friday, January 07, 2011	Sheet 41 of 59








Reference	Discrete	UMA	Optimus
PR82	0(CS00002.JB38)	NC	NC
PC91	0(CS00002.JB38)	0.068U/16V(CH3683K1B09)	0.068U/16V(CH3683K1B09)
PC92	0(CS00002.JB38)	1000P/50V(CH21006JB10)	1000P/50V(CH21006JB10)
PC212	0(CS00002.JB38)	10P/50V(CH01006JB08)	10P/50V(CH01006JB08)
PR217	0(CS00002.JB38)	NC	NC
PC216	0(CS00002.JB38)	39P/50V(CH03906JB06)	39P/50V(CH03906JB06)
PC100	0(CS00002.JB38)	1000P/50V(CH21006JB10)	1000P/50V(CH21006JB10)
PR224	0(CS00002.JB38)	NC	NC
PR214	0(CS00002.JB38)	24.3K/F(CS32432FB19)	24.3K/F(CS32432FB19)
PC223	0(CS00002.JB38)	0.1U/10V(CH4102K1B03)	0.1U/10V(CH4102K1B03)





	UMA	Optimus
PC180, C612	470uF CH747RM8800	330uF CH733RM883














VDDQ and VTT discharge control

MODE pin	Discharge mode
V5IN	No discharge
VDDQ	Tracking discharge
S4/GND	Non-tracking discharge


VDDQ output voltage selection

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	1.5V	VDDQSNS/2	DDR3
V5IN	1.8V	VDDQSNS/2	DDR2
FB Resistors	Adjusting	VDDQSNS/2	1.5V < VVDDQ < 3V


Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	On (discharge)	Off (discharge)	Off (discharge)











+VCCSA	VCCSA_VID
0.8V	High
0.9V	Low




**N12P-GS:**

	GPU VID3	GPU VID2	GPU VID1
0.825V	1	0	1
0.975V	0	1	0
1.0V	0	0	1


 <b>Quanta Computer Inc.</b> <b>PROJECT : GM6C MLK DIS</b>		
Size	Document Number	Rev
	<b>VGA_N11P-dGFX (NCP3218MNR2G)</b>	<b>1A</b>
Date:	Friday, January 07, 2011	Sheet 49 of 59









#### Reserve discharge path


















Function	IC	SMBus Address
DDR3	DIMM0	A0
	DIMM1	A4
VGA	N11P	9E
Thermal IC	EMC2112	0011100xb
Charge IC	BQ24765RUVR	0x12
Battery	Battery	0X37
Fall Sensor	DE351DLTR	0101110xb
WLAN	WLAN Module	X
WWAN	WWAN Module	X















OPTIMUS UMA DIS

- | OPTIMUS        | UMA            | DIS   |
|----------------|----------------|---|
| (1) (1) (1)    | (1) (1) (1)    | AC : DC_IN -> DC_IN_SS -> +PWR_SRC            |
| (2) (2) (2)    | (2) (2) (2)    | Bat : +VCHGR -> +PWR_SRC, +5V_ALW2,           |
| (3) (3) (3)    | (3) (3) (3)    | SYS_PWR_SW#                                   |
| (4) (4) (4)    | (4) (4) (4)    | 3.3V_ALW_ON                                   |
| (5) (5) (5)    | (5) (5) (5)    | 3.3V_ALW                                      |
| (6) (6) (6)    | (6) (6) (6)    | ALW_ON  |
| (7) (7) (7)    | (7) (7) (7)    | +5V_ALW, +15V_ALW                             |
| (8) (8) (8)    | (8) (8) (8)    | SUS_ON  |
| (9) (9) (9)    | (9) (9) (9)    | +5V_SUS, +3V_SUS                              |
| (10) (10) (10) | (10) (10) (10) | +1.5V_SUS                                     |
| (11) (11) (11) | (11) (11) (11) | 1.5V_DDR_PWRGD                                |
| (12) (12) (12) | (12) (12) (12) | RSMRST#                                       |
| (13) (13) (13) | (13) (13) (13) | AC_PRESENT                                    |
| (14) (14) (14) | (14) (14) (14) | SIO_PWRBTN#                                   |
| (15) (15) (15) | (15) (15) (15) | SIO_SLP_S#                                    |
| (16) (16) (16) | (16) (16) (16) | SIO_SLP_S3#                                   |
| (17) (17) (17) | (17) (17) (17) | +1.5V_SUS_CPU                                 |
| (18) (18) (18) | (18) (18) (18) | RUN_ON  |
| (19) (19) (19) | (19) (19) (19) | +0.75V_DDR_VTT, +5V_RUN, +3.3V_RUN, +1.5V_RUN |
| (20) (20) (20) | (20) (20) (20) | +1.8V_RUN                                     |
| (21) (21) (21) | (21) (21) (21) | +1.05V_VTT, +1.05V_VTT_PWRGD                  |
| (22) (22) (22) | (22) (22) (22) | +VCCSA, VCCSA_PWRGD                           |
| (23) (23) (23) | (23) (23) (23) | dGPU_PWR_EN                                   |
| (24) (24) (24) | (24) (24) (24) | +3.3V_GFX, +1.05V_GFX                         |
| (25) (25) (25) | (25) (25) (25) | +VCC_GFX_CORE                                 |
| (26) (26) (26) | (26) (26) (26) | DGFX_VR_PWGD                                  |
| (27) (27) (27) | (27) (27) (27) | +1.8V_GFX, +1.5V_GFX                          |
| (28) (28) (28) | (28) (28) (28) | dGPU_PWRGD                                    |
| (29) (29) (29) | (29) (29) (29) | IMVP_VR_ON                                    |
| (30) (30) (30) | (30) (30) (30) | +VCC_CORE, +VCC_IGPU_CORE                     |
| (31) (31) (31) | (31) (31) (31) | EC_PWRGD                                      |
| (32) (32) (32) | (32) (32) (32) | SYS_PWRGD                                     |
| (33) (33) (33) | (33) (33) (33) | PM_DRAM_PWRGD                                 |
| (34) (34) (34) | (34) (34) (34) | CLK_CPU_BCLKN, CLK_CPU_BCLKP                  |
| (35) (35) (35) | (35) (35) (35) | H_PWRGOOD                                     |
| (36) (36) (36) | (36) (36) (36) | PLTRST#(PCI_PLTRST#)                          |



## GM6C\_MLK\_DIS Power on Timing(BATTERY MODE)





# GM6C\_MLK\_UMA Power on Timing(BATTERY MODE)

